惯性聚合 高效追踪和阅读你感兴趣的博客、新闻、科技资讯
阅读原文 在惯性聚合中打开

推荐订阅源

V
Visual Studio Blog
Stack Overflow Blog
Stack Overflow Blog
G
Google Developers Blog
Microsoft Azure Blog
Microsoft Azure Blog
Engineering at Meta
Engineering at Meta
L
LangChain Blog
T
The Blog of Author Tim Ferriss
J
Java Code Geeks
Y
Y Combinator Blog
月光博客
月光博客
雷峰网
雷峰网
OSCHINA 社区最新新闻
OSCHINA 社区最新新闻
F
Fortinet All Blogs
A
About on SuperTechFans
让小产品的独立变现更简单 - ezindie.com
让小产品的独立变现更简单 - ezindie.com
P
Proofpoint News Feed
小众软件
小众软件
H
Help Net Security
Last Week in AI
Last Week in AI
B
Blog RSS Feed
宝玉的分享
宝玉的分享
N
Netflix TechBlog - Medium
博客园 - 叶小钗
The GitHub Blog
The GitHub Blog

... eeNews Europe

Molex Teramount deal targets co-packaged optics NVIDIA and ServiceNow extend AI governance from desktops to data centres Faraday Future launches Physical AI robotics institute with BIBS System Check: Should engineers learn analog? Decoupled by Design: How Gateworks and NXP are rethinking edge AI architecture NVIDIA and Corning partner on AI photonics expansion GCT taps satellite partner to speed 5G rollout Sodankylä supersite to support ESA Earth observation SiTime posts 88% revenue growth on AI infrastructure demand Infrared LEDs support in-cabin sensing for vehicle safety Anthropic compute deal taps SpaceXAI Colossus 1 Quantum Brilliance CEO Mark Luo on deployable quantum systems and the future of diamond-based computing SEMI Summit spotlights Europe’s chiplet and packaging push AI data center infrastructure drives Pennsylvania energy expansion NXP CoreRide gains Vector software support for SDV platforms Elektor Lab Talk covers Red Pitaya and reconfigurable test gear SEMI names Julie Rogers to lead ESD Alliance ASML CEO backs joint call for Europe tech competitiveness push FlexIC RFID inlays bring NFC to paper packaging ROHM targets smart rings with ultra-compact NFC wireless power chipset China silicon wafers push boosts Eswin capacity ESD Alliance outlook spotlights agentic AI in chip design AI robotics sales growth rises as Faraday Future expands into education Microchip expands dsPIC33A controllers for AI data center power sensiBel MEMS microphone heads to Silex production SEMI: Global silicon wafer shipments jump 13% on AI demand AI drives photonics innovation Advantech adds Intel Core Series 3 to edge AI systems NI CHESS enables software-driven RF channel emulation into aerospace testing Forsee Power battery system powers new electric fire pump
Microchip timing module supports AI data centre and 5G sy...
2026-05-19 · via ... eeNews Europe

Microchip timing module supports AI data centre and 5G synchronization

New Products |

By Alina Neacsu




Microchip has introduced a plug-in timing module for data centre servers and 5G virtualized RAN systems, developed with Intel for Xeon 6 SoC-powered platforms. The MD-990-0011-B module is designed to simplify synchronization in infrastructure where timing accuracy affects distributed AI workloads, cloud services and real-time network functions.

For eeNews Europe readers, the release is relevant because timing is becoming a design-level issue in AI infrastructure and 5G systems, not just a back-end network function. The module could help OEMs and ODMs add resilient synchronization without developing custom timing circuitry.

Plug-in timing for infrastructure designs

The MD-990-0011-B supports automatic source selection and locking across GNSS, Synchronous Ethernet and Precision Time Protocol. This allows systems to maintain accurate timing even when one source is disrupted, which can be important for high-availability data centre and telecom deployments.

Microchip says the module is compatible with Intel Xeon 6 SoC-powered server platforms and builds on Intel’s vRAN architecture. The aim is to support lower-latency synchronization for applications such as 5G radio access networks, distributed AI processing and real-time cloud workloads.

“Timing is the invisible force that guides the world’s most transformative technologies. With the MD-990-0011-B timing modules, Microchip enables designers to address timing requirements proactively, whether at the outset or during upgrades,” said Randy Brudzinski, corporate vice president of Microchip’s frequency and time systems business unit. “Our plug-in solution eliminates the complexity of custom timing circuits, providing integration and reliability, accelerating innovation and reducing time-to-market for data centers and 5G networks.”

Holdover options and integrated components

The timing module is available in two variants. The MD-990-0011-BC01 provides 8 hours of holdover performance, while the MD-990-0011-BA01 provides 4 hours. Holdover helps maintain stable timing during GNSS outages or network disruption.

The module integrates several Microchip technologies, including the ZL80132B SyncE synthesizer with two independent DPLL channels, OX-22x oven-controlled crystal oscillators, an MCP9808 temperature sensor, a 24LC024 EEPROM and VC-820 low-jitter technology.

“Microchip’s MD-990-0011-B Timing Module aligns with Intel’s commitment to enable next-generation infrastructure by providing scalable, high-performance platforms that are ready for the demands of 5G, AI and cloud computing,” said Mike Merluzzi, GM of radio access networks at Intel Corporation. “By simplifying timing integration and enhancing reliability on Intel Xeon 6 SoC-powered platforms, we’re helping customers accelerate innovation and deployment.”

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :

   eeNews on Google News


Linked Articles