惯性聚合 高效追踪和阅读你感兴趣的博客、新闻、科技资讯
阅读原文 在惯性聚合中打开

推荐订阅源

Vercel News
Vercel News
F
Fortinet All Blogs
freeCodeCamp Programming Tutorials: Python, JavaScript, Git & More
GbyAI
GbyAI
MongoDB | Blog
MongoDB | Blog
Jina AI
Jina AI
aimingoo的专栏
aimingoo的专栏
I
InfoQ
IT之家
IT之家
罗磊的独立博客
Blog — PlanetScale
Blog — PlanetScale
钛媒体:引领未来商业与生活新知
钛媒体:引领未来商业与生活新知
The Cloudflare Blog
爱范儿
爱范儿
Microsoft Azure Blog
Microsoft Azure Blog
Cyber Security Advisories - MS-ISAC
Cyber Security Advisories - MS-ISAC
美团技术团队
奇客Solidot–传递最新科技情报
奇客Solidot–传递最新科技情报
B
Blog RSS Feed
G
Google Developers Blog
大猫的无限游戏
大猫的无限游戏
博客园_首页
Engineering at Meta
Engineering at Meta
Martin Fowler
Martin Fowler

... eeNews Europe

Molex Teramount deal targets co-packaged optics NVIDIA and ServiceNow extend AI governance from desktops to data centres Faraday Future launches Physical AI robotics institute with BIBS SiTime targets AI data centers with sub-nanosecond timing chip System Check: Should engineers learn analog? Decoupled by Design: How Gateworks and NXP are rethinking edge AI architecture NVIDIA and Corning partner on AI photonics expansion GCT taps satellite partner to speed 5G rollout Sodankylä supersite to support ESA Earth observation SiTime posts 88% revenue growth on AI infrastructure demand Infrared LEDs support in-cabin sensing for vehicle safety Anthropic compute deal taps SpaceXAI Colossus 1 Quantum Brilliance CEO Mark Luo on deployable quantum systems and the future of diamond-based computing SEMI Summit spotlights Europe’s chiplet and packaging push AI data center infrastructure drives Pennsylvania energy expansion NXP CoreRide gains Vector software support for SDV platforms Elektor Lab Talk covers Red Pitaya and reconfigurable test gear SEMI names Julie Rogers to lead ESD Alliance ASML CEO backs joint call for Europe tech competitiveness push FlexIC RFID inlays bring NFC to paper packaging ROHM targets smart rings with ultra-compact NFC wireless power chipset China silicon wafers push boosts Eswin capacity ESD Alliance outlook spotlights agentic AI in chip design AI robotics sales growth rises as Faraday Future expands into education Microchip expands dsPIC33A controllers for AI data center power sensiBel MEMS microphone heads to Silex production SEMI: Global silicon wafer shipments jump 13% on AI demand AI drives photonics innovation Advantech adds Intel Core Series 3 to edge AI systems NI CHESS enables software-driven RF channel emulation into aerospace testing
SiFive funding backs datacentre CPU push
2026-04-09 · via ... eeNews Europe

SiFive funding backs datacentre CPU push

Business news |

By Brian Tristam Williams




SiFive has raised $400 million in an oversubscribed Series G round as it steps up its push into datacentre CPU IP, with Atreides Management leading the round and Nvidia among the investors. The financing values the Santa Clara company at $3.65 billion and, according to Reuters, CEO Patrick Little sees it as potentially the company’s last private round before an IPO.

SiFive funding and the datacentre plan

The company said the new capital will be used to accelerate next-generation datacentre designs, expand engineering teams and deepen the software stack around its CPU platform. In the Series G announcement, SiFive pointed to three areas for spending: high-performance scalar, vector and matrix RISC-V IP, software work building on existing CUDA, Red Hat and Ubuntu ports, and customer enablement tied to deployments such as its NVLink Fusion collaboration with Nvidia.

That is a more ambitious target than simply licensing cores into embedded and edge designs. SiFive has spent the past two years sharpening its datacentre story, and as previously reported by eeNews Europe when SiFive moved into RISC-V datacentre AI processor IP, the company had already started scaling its architecture for higher-core-count AI infrastructure.

SiFive funding in a changing CPU market

The timing is not accidental. SiFive’s business is based on selling processor blueprints that customers can customise for their own silicon, rather than selling finished chips. Reuters said customers such as Google already use that model, and Little argued that the market is becoming more receptive to an open-standard alternative as Arm pushes further into selling its own silicon. That makes RISC-V strategically attractive to cloud and hyperscale groups that want architectural control without depending on a single proprietary ISA owner.

SiFive is also leaning on the broader AI infrastructure shift. In January, it said in a January announcement that its high-performance platforms would adopt Nvidia’s NVLink Fusion to link RISC-V CPUs more tightly with Nvidia accelerators. The new round suggests investors are willing to fund that roadmap seriously, even though SiFive still has to prove that RISC-V CPU IP can win significant sockets in mainstream datacentre deployments rather than remaining a promising alternative.

For Europe’s chip ecosystem, the point is not just the size of the round but what it says about where fresh semiconductor money is going: into CPU IP, memory coherency, software portability and tighter coupling between general-purpose compute and AI acceleration. SiFive also has a UK R&D centre in Cambridge, giving it an established European engineering footprint as it chases higher-performance designs. SiFive funding is therefore less a routine venture story than a bet that open CPU architecture can move from embedded credibility to datacentre relevance.

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :

   eeNews on Google News


Linked Articles