irun：
-input dump.tcl
-sv compile by sv source
---恢复内容结束---
+acess+wrc
-timescale
dump.tcl
fsdbDumpfile “”
fsdbDumpvars [depth] [var]
fsdbDumpflush;
$fsdbAutoSwitchDumpfile(300,"./test_top.fsdb",40);
$fsdbDumpvarsToFile("dump.list");
//dump.tcl for vcs
fsdbDumpfile "filename"
fsdbDumpvars
run
exit
run
fsdbDumpMDA
vcs
-y search library directory
+libext+extention
-v search library file
For TCL
set env(MY_VAR) Modification.
set var $env(MY_VAR) read the env var
For synthesis
muticycle
1: -end indicate launch point is fixed, and move clock counts on the sampling clock by clock; used to fast clock sampling the slow clock
set_multicycle_path -setup 3 -end -from clk1 -to clk2
set_multicycle_path -hold 2 -start -from clk1 -to clk2
2: -start indicate sampling point fixed, and move clock counts on the driving clock by clock; used to slow clock sampling the fast clock
set_multicycle_path -setup 3 -start -from clk1 -to clk2
set_multicycle_path -hold 2 -start -from clk1 -to clk2
https://www.cnblogs.com/IClearner/p/6618992.html
vdCov -covdir mergedir_new.vdb/ &
urg -dir ./simv.vdb -dbname mergedir/merged
gate_unit
0.05472 7nm
0.145152 14nm
此内容由惯性聚合(RSS阅读器)自动聚合整理，仅供阅读参考。 原文来自 — 版权归原作者所有。