惯性聚合 高效追踪和阅读你感兴趣的博客、新闻、科技资讯
阅读原文 在惯性聚合中打开

推荐订阅源

小众软件
小众软件
博客园 - Franky
罗磊的独立博客
G
Google Developers Blog
The GitHub Blog
The GitHub Blog
P
Proofpoint News Feed
Recent Announcements
Recent Announcements
V
V2EX
F
Fortinet All Blogs
阮一峰的网络日志
阮一峰的网络日志
Blog — PlanetScale
Blog — PlanetScale
月光博客
月光博客
U
Unit 42
GbyAI
GbyAI
A
About on SuperTechFans
WordPress大学
WordPress大学
Engineering at Meta
Engineering at Meta
雷峰网
雷峰网
Microsoft Azure Blog
Microsoft Azure Blog
Martin Fowler
Martin Fowler
D
DataBreaches.Net
The Cloudflare Blog
H
Hackread – Cybersecurity News, Data Breaches, AI and More
MongoDB | Blog
MongoDB | Blog

Latest from Tom's Hardware in Semiconductors

Post-silicon era gets closer as industry giants crack the 2D transistor scaling bottleneck with breakthrough tech — imec, ASML, and TSMC fab complementary 2D-material transistors at 50nm pitch on a 300mm wafer Intel Intel’s performance-enhanced 18A-P process enters risk production — drop-in 18A upgrade promises 9% performance improvement at iso-power, cuts thermal resistance by 40% Chinese fab SMIC TSMC says panel packaging won Analyzing TSMC's fab expansion roadmap — multi-fab N2 ramp, CoWoS, SoIC, and uncorking bottlenecks Chinese startup claims photonic chip production without DUV lithography, says nanoimprint process cuts costs by 90%… ASML becomes Europe's most valuable company ever as analysts bet on higher EUV output — its market cap hit… TSMC CEO C.C. Wei says, ‘It will be a long time before we can meet customer demand’ — tells shareholders that he will keep prices stable, refrain from implementing price hikes Samsung shows first HBM5 mockup with Heat Path Block cooling — thermal race with SK hynix shaping up Seven hospitalized after toxic gas fire at SK hynix advanced memory plant — Cheongju 4th campus incident today led… TikTok owner ByteDance is reportedly developing its own custom AI CPUs — company looks to ease China's… Trailing-edge foundry roadmaps for GlobalFoundries, UMC, and SMIC — mature node chipmakers each pursue differing… Chinese university builds 3D chip design tool tailored to Huawei's ‘LogicFolding’ architecture — 3D design delivers increased performance and better thermal management China adds homegrown AI chips to 'secure and reliable' procurement list for the first time — nine options added as move away from Nvidia continues SK hynix unveils 'iHBM' thermal architecture that cools AI memory at the source — integrated cooling elements inside HBM interface cut thermal resistance by 30%, target next-gen HBM5 accelerators and dense AI data centers Imec builds world's first High-NA EUV-fabricated quantum dot qubit device — breakthrough could pull quantum computing onto the same manufacturing roadmap as next-gen AI processors, compressing timelines Huawei claims sanctions-busting breakthrough with 1.4nm-class chips by 2031, claims 55% higher transistor density — firm claims new LogicFolding chip architecture can bypass EUV restrictions, introduces 'Tau Scaling Law' to replace Moore's Law Samsung's $400,000 payout for memory workers sparks revolt as other divisions get only $4,000, fueling intentional production slowdowns — internal resentment disrupts packaging operations, major AI chip project decisions to a complete halt The custom AI ASIC state of play (May 2026) — Broadcom deals, Google TPUs, Meta MTIA & beyond Intel kicks off development on next-decade 10A and 7A process technologies — 14A node remains on track for… SMIC founder and AMEC CEO urge Chinese fabs to test domestic chipmaking tools on active production lines — equipment makers post record revenue but falling margins Russia’s Mikron is selling framed test wafers with up to 120,000 processors as souvenirs — 12 designs, priced around $170 each, sold alongside $2 vials of cleanroom air Trump calls $14 billion Taiwan arms deal a 'negotiating chip' with China after Xi said Taiwan issue could lead to 'clashes and even conflicts' — Trump says 'Taiwan would be very smart to cool it a little bit' Leading-edge foundry roadmaps for TSMC, Intel and Samsung — outlining the path to 1.4nm nodes and beyond TSMC allocates $20 billion to Arizona expansion — project faces water and labor shortages, complicated by visa… NASA partners with Microchip to build next-generation spaceflight chips with 100x the power of current offerings — chip designed to withstand radiation for extended missions on the Moon and Mars Intel, SK hynix shares surge following reports of chip packaging partnership — SK is said to be testing… Apple reportedly strikes deal for Intel to make some of its chips — two tech giants reached a preliminary… Global semiconductor sales hit nearly $300 billion in Q1 2026 — chips are on track to top $1 trillion for this…
AMD begins production ramp of 256-core EPYC Venice — firs...
Luke James · 2026-05-21 · via Latest from Tom's Hardware in Semiconductors
Venice
(Image credit: AMD)

AMD has announced that its 6th Gen EPYC processor, codenamed Venice, has entered production ramp on TSMC's N2 (2nm-class) process technology in Taiwan. The chip, which packs up to 256 Zen 6 cores and claims a 70% compute performance gain over the current EPYC Turin lineup, is the first high-performance computing product in the industry to reach production on N2. AMD also announced a follow-on processor called Verano and said it plans to eventually produce Venice at TSMC's Arizona campus as well.

Tom's Hardware Premium Roadmaps

TSMC began volume production on its N2 node late last year, and the foundry is ramping five separate 2nm fabs this year to meet what it has described as record demand. Apple reportedly secured the lion’s share of initial N2 capacity for consumer silicon, but it’s AMD with Venice that’ll be the first HPC product on the node. Server and data center dies are larger and architecturally more complex than smartphone SoCs, and getting them through yield qualification on a brand-new process is a much bigger challenge.

"As AI and agentic workloads scale rapidly, customers need platforms that can move from innovation to production faster," said Dr. Lisa Su, chair and CEO of AMD, in the company's press release.

Venice brings the new SP7 socket, up to 16 memory channels delivering 1.6 TB/s of per-socket bandwidth, and doubled CPU-to-GPU bandwidth that likely indicates PCIe 6.0 support. AMD previewed these specs at its Advancing AI event last year and at CES in January, but this announcement puts the chip on track for commercial shipments later this year.

AMD could face limited next-gen competition in the server market right now, with Intel’s Diamond Rapids — the P-core Xeon 7 family that would be Venice's direct counterpart — rumored to be delayed to mid-2027. Intel's only new server product expected this year is Clearwater Forest, an E-core design built on Intel 18A with up to 288 cores. Clearwater Forest is optimized for high-density deployments at scale, not the high single-thread and general-purpose performance segment that Venice is targeting.

AMD already holds a record 46% server CPU revenue share as of Q1 2026, according to Mercury Research, up from roughly 40% at the company's Financial Analyst Day in November last year. Venice will likely extend that momentum into a segment where Intel will be relying on its existing Granite Rapids Xeon 6 lineup for at least another year.

AMD also confirmed Verano, another 6th Gen EPYC processor built on TSMC 2nm and optimized for performance-per-dollar-per-watt. AMD also says it plans to ramp Venice production at TSMC’s Arizona facility. That’s likely referring to Fab 21 Phase 3, which broke ground last April and is slated for N2 and A16 processes. Volume 2nm production isn’t expected before 2028 at the earliest here, however.

Get Tom's Hardware's best news and in-depth reviews, straight to your inbox.

Google Preferred Source

Follow Tom's Hardware on Google News, or add us as a preferred source, to get our latest news, analysis, & reviews in your feeds.

Luke James is a freelance writer and journalist.  Although his background is in legal, he has a personal interest in all things tech, especially hardware and microelectronics, and anything regulatory.