惯性聚合 高效追踪和阅读你感兴趣的博客、新闻、科技资讯
阅读原文 在惯性聚合中打开

推荐订阅源

雷峰网
雷峰网
L
LangChain Blog
GbyAI
GbyAI
F
Fortinet All Blogs
腾讯CDC
Last Week in AI
Last Week in AI
A
About on SuperTechFans
J
Java Code Geeks
Microsoft Azure Blog
Microsoft Azure Blog
博客园 - Franky
B
Blog
D
Docker
G
Google Developers Blog
月光博客
月光博客
博客园 - 三生石上(FineUI控件)
S
SegmentFault 最新的问题
Apple Machine Learning Research
Apple Machine Learning Research
酷 壳 – CoolShell
酷 壳 – CoolShell
freeCodeCamp Programming Tutorials: Python, JavaScript, Git & More
T
Tailwind CSS Blog
宝玉的分享
宝玉的分享
U
Unit 42
Blog — PlanetScale
Blog — PlanetScale
B
Blog RSS Feed

... eeNews Europe

Molex Teramount deal targets co-packaged optics NVIDIA and ServiceNow extend AI governance from desktops to data centres Faraday Future launches Physical AI robotics institute with BIBS System Check: Should engineers learn analog? Decoupled by Design: How Gateworks and NXP are rethinking edge AI architecture NVIDIA and Corning partner on AI photonics expansion GCT taps satellite partner to speed 5G rollout Sodankylä supersite to support ESA Earth observation SiTime posts 88% revenue growth on AI infrastructure demand Infrared LEDs support in-cabin sensing for vehicle safety Anthropic compute deal taps SpaceXAI Colossus 1 Quantum Brilliance CEO Mark Luo on deployable quantum systems and the future of diamond-based computing SEMI Summit spotlights Europe’s chiplet and packaging push AI data center infrastructure drives Pennsylvania energy expansion NXP CoreRide gains Vector software support for SDV platforms Elektor Lab Talk covers Red Pitaya and reconfigurable test gear SEMI names Julie Rogers to lead ESD Alliance ASML CEO backs joint call for Europe tech competitiveness push FlexIC RFID inlays bring NFC to paper packaging ROHM targets smart rings with ultra-compact NFC wireless power chipset China silicon wafers push boosts Eswin capacity ESD Alliance outlook spotlights agentic AI in chip design AI robotics sales growth rises as Faraday Future expands into education Microchip expands dsPIC33A controllers for AI data center power sensiBel MEMS microphone heads to Silex production SEMI: Global silicon wafer shipments jump 13% on AI demand AI drives photonics innovation Advantech adds Intel Core Series 3 to edge AI systems NI CHESS enables software-driven RF channel emulation into aerospace testing Forsee Power battery system powers new electric fire pump
HighTec and SiFive strengthen RISC-V safety tools
2026-05-21 · via ... eeNews Europe

HighTec and SiFive strengthen RISC-V safety tools

Business news |

By Alina Neacsu




HighTec EDV-Systeme is collaborating with SiFive to support the development of safety-ready RISC-V software for automotive and industrial systems. The collaboration combines HighTec’s qualified LLVM-based toolchains for Rust and C/C++ with SiFive’s safety-focused RISC-V processor IP.

For eeNews Europe readers, the news is relevant because RISC-V is moving further into safety-critical embedded designs, where tool qualification, long product lifecycles and certification support matter as much as processor performance.

Deeper into safety-critical design

The shift toward software-defined vehicles and more connected industrial platforms is increasing demand for open processor architectures that can still meet strict safety and cybersecurity requirements. RISC-V offers flexibility through its open ISA, but adoption in automotive and industrial systems depends heavily on the surrounding software ecosystem.

HighTec and SiFive aim to reduce that barrier by aligning compiler technology, safety documentation and processor IP. The companies say the combination could help developers simplify integration and shorten the path to production for safety-relevant RISC-V designs.

Toolchains address safety and security requirements

HighTec’s Rust and C/C++ toolchain is qualified for ISO 26262 up to ASIL D and supports ISO 21434 cybersecurity requirements. Built on LLVM, it supports SiFive’s RISC-V IP and allows teams to combine existing C/C++ software with Rust-based development.

The toolchain also includes a Qualification Kit intended to support tool qualification and certification work. That could be useful for automotive and industrial engineering teams trying to introduce RISC-V without adding unnecessary certification complexity.

SiFive’s automotive-focused processor IP provides scalable performance with built-in support for functional safety and security requirements. The cores are designed for safety-critical applications where system integration, lifecycle support and certification planning are central design concerns.

Partners highlight ecosystem adoption

“The RISC-V ecosystem continues to grow rapidly, and we are pleased to have the support of HighTec’s open-source-based compiler technology for our RISC-V cores”, said John Ronco, SVP of Product, SiFive. “Together, through close collaboration we enable developers to optimize performance while addressing functional safety requirements and significantly reducing time to production.”

“HighTec is highly committed to open standards such as RISC-V and open-source technologies like LLVM as we see them as key drivers for safe and secure innovations in modern embedded systems”, said Mario Cupelli, CTO of HighTec EDV-Systeme GmbH. “With our safety- and security-qualified toolchains and strong technology partners like SiFive, we bring these technologies into safety-critical automotive and industrial applications, enabling scalable software platforms and accelerating adoption of RISC-V across the ecosystem.”

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :

   eeNews on Google News


Linked Articles