惯性聚合 高效追踪和阅读你感兴趣的博客、新闻、科技资讯
阅读原文 在惯性聚合中打开

推荐订阅源

V
V2EX
IT之家
IT之家
博客园 - 叶小钗
雷峰网
雷峰网
T
Tailwind CSS Blog
钛媒体:引领未来商业与生活新知
钛媒体:引领未来商业与生活新知
S
SegmentFault 最新的问题
Apple Machine Learning Research
Apple Machine Learning Research
爱范儿
爱范儿
博客园 - 【当耐特】
奇客Solidot–传递最新科技情报
奇客Solidot–传递最新科技情报
freeCodeCamp Programming Tutorials: Python, JavaScript, Git & More
OSCHINA 社区最新新闻
OSCHINA 社区最新新闻
大猫的无限游戏
大猫的无限游戏
Last Week in AI
Last Week in AI
月光博客
月光博客
酷 壳 – CoolShell
酷 壳 – CoolShell
Jina AI
Jina AI
博客园 - Franky
让小产品的独立变现更简单 - ezindie.com
让小产品的独立变现更简单 - ezindie.com
宝玉的分享
宝玉的分享
阮一峰的网络日志
阮一峰的网络日志
Hugging Face - Blog
Hugging Face - Blog
博客园 - 司徒正美

... eeNews Europe

Molex Teramount deal targets co-packaged optics NVIDIA and ServiceNow extend AI governance from desktops to data centres Faraday Future launches Physical AI robotics institute with BIBS System Check: Should engineers learn analog? Decoupled by Design: How Gateworks and NXP are rethinking edge AI architecture NVIDIA and Corning partner on AI photonics expansion GCT taps satellite partner to speed 5G rollout Sodankylä supersite to support ESA Earth observation SiTime posts 88% revenue growth on AI infrastructure demand Infrared LEDs support in-cabin sensing for vehicle safety Anthropic compute deal taps SpaceXAI Colossus 1 Quantum Brilliance CEO Mark Luo on deployable quantum systems and the future of diamond-based computing SEMI Summit spotlights Europe’s chiplet and packaging push AI data center infrastructure drives Pennsylvania energy expansion NXP CoreRide gains Vector software support for SDV platforms Elektor Lab Talk covers Red Pitaya and reconfigurable test gear SEMI names Julie Rogers to lead ESD Alliance ASML CEO backs joint call for Europe tech competitiveness push FlexIC RFID inlays bring NFC to paper packaging ROHM targets smart rings with ultra-compact NFC wireless power chipset China silicon wafers push boosts Eswin capacity ESD Alliance outlook spotlights agentic AI in chip design AI robotics sales growth rises as Faraday Future expands into education Microchip expands dsPIC33A controllers for AI data center power sensiBel MEMS microphone heads to Silex production SEMI: Global silicon wafer shipments jump 13% on AI demand AI drives photonics innovation Advantech adds Intel Core Series 3 to edge AI systems NI CHESS enables software-driven RF channel emulation into aerospace testing Forsee Power battery system powers new electric fire pump
NVIDIA and TSMC push AI deeper into semiconductor fabs
Asma Adhimi · 2026-06-02 · via ... eeNews Europe

NVIDIA and TSMC push AI deeper into semiconductor fabs

News |

By Asma Adhimi



NVIDIA and TSMC are expanding their long-running partnership by bringing AI and accelerated computing directly into semiconductor manufacturing, targeting faster chip production, improved yields and more efficient fab operations.

Announced at NVIDIA GTC Taipei, the collaboration covers a broad range of semiconductor workflows, from computational lithography and transistor simulation to defect inspection and factory scheduling. The move highlights how AI is becoming a core technology inside advanced fabs as chip manufacturing grows increasingly complex at smaller process nodes.

For eeNews Europe readers, the development is another sign that AI infrastructure is no longer limited to data centres and cloud applications. Semiconductor manufacturers are now using AI to optimise physical production processes, potentially reducing costs and speeding up the rollout of advanced chips across automotive, industrial and edge AI markets.

AI accelerates fab operations

TSMC is deploying several NVIDIA CUDA-X libraries and GPU-accelerated tools to improve simulation and process optimisation inside its fabs.

One of the key technologies is NVIDIA cuLitho, a GPU-accelerated computational lithography library used for chip mask design. According to NVIDIA, the technology provides a 20–50% improvement in cost effectiveness or cycle time compared with CPU-based lithography approaches while maintaining the same cost of ownership.

TSMC is also using NVIDIA cuEST for electronic structure simulations, enabling what NVIDIA says are chemistry simulations that run 50 times faster on average for semiconductor material design.

In process control, TSMC is applying the NVIDIA cuML machine learning library to analyse hundreds of thousands of manufacturing parameters across thousands of process steps. The goal is to reduce process variation and improve production consistency.

CUDA-powered computation on NVIDIA H200 GPUs also accelerates fab scheduling and productivity, helping TSMC manage increasingly complicated production constraints in advanced manufacturing facilities.

“NVIDIA and TSMC have worked together for nearly three decades to push the limits of computing,” said Jensen Huang, founder and CEO of NVIDIA. “TSMC is bringing NVIDIA AI and accelerated computing into the fab itself, tackling some of the world’s most complex design and manufacturing challenges with simulation, optimization and AI to improve speed, efficiency and yield for the next generation of chips.”

Vision AI for defect inspection

TSMC is additionally using the NVIDIA Metropolis platform and NVIDIA TAO Toolkit to improve automated defect inspection.

The system uses vision AI to identify nanometre-scale defects during manufacturing, helping improve inspection accuracy while reducing the amount of repeated data labelling and retraining normally required as production conditions evolve.

“TSMC and NVIDIA have built a long-standing partnership rooted in advancing the technologies that make the next generation of computing possible,” said C.C. Wei, chairman and CEO of TSMC. “By using NVIDIA accelerated computing and AI across fab operations optimization, lithography, process control and inspection, TSMC is strengthening our technology leadership and manufacturing excellence to support our customers’ future products and success.”

Digital twins for future fabs

TSMC is also exploring NVIDIA Omniverse technologies to build what it calls FabTwin, a virtual environment designed to simulate fab layouts and manufacturing workflows before physical deployment.

The idea is to digitally test different factory configurations, identify bottlenecks early and improve planning efficiency before committing to expensive physical infrastructure.

As semiconductor fabs become larger and more automated, digital twins and AI-based optimisation are expected to play a growing role in reducing operational complexity and improving manufacturing flexibility.

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :

   eeNews on Google News