惯性聚合 高效追踪和阅读你感兴趣的博客、新闻、科技资讯
阅读原文 在惯性聚合中打开

推荐订阅源

V
V2EX
宝玉的分享
宝玉的分享
Jina AI
Jina AI
IT之家
IT之家
博客园 - Franky
MyScale Blog
MyScale Blog
Y
Y Combinator Blog
OSCHINA 社区最新新闻
OSCHINA 社区最新新闻
I
InfoQ
雷峰网
雷峰网
WordPress大学
WordPress大学
Microsoft Security Blog
Microsoft Security Blog
Google DeepMind News
Google DeepMind News
美团技术团队
S
SegmentFault 最新的问题
罗磊的独立博客
博客园 - 聂微东
大猫的无限游戏
大猫的无限游戏
H
Help Net Security
D
Docker
博客园 - 司徒正美
让小产品的独立变现更简单 - ezindie.com
让小产品的独立变现更简单 - ezindie.com
阮一峰的网络日志
阮一峰的网络日志
M
MIT News - Artificial intelligence

... eeNews Europe

Molex Teramount deal targets co-packaged optics NVIDIA and ServiceNow extend AI governance from desktops to data centres Faraday Future launches Physical AI robotics institute with BIBS System Check: Should engineers learn analog? Decoupled by Design: How Gateworks and NXP are rethinking edge AI architecture NVIDIA and Corning partner on AI photonics expansion GCT taps satellite partner to speed 5G rollout Sodankylä supersite to support ESA Earth observation SiTime posts 88% revenue growth on AI infrastructure demand Infrared LEDs support in-cabin sensing for vehicle safety Anthropic compute deal taps SpaceXAI Colossus 1 Quantum Brilliance CEO Mark Luo on deployable quantum systems and the future of diamond-based computing SEMI Summit spotlights Europe’s chiplet and packaging push AI data center infrastructure drives Pennsylvania energy expansion NXP CoreRide gains Vector software support for SDV platforms Elektor Lab Talk covers Red Pitaya and reconfigurable test gear SEMI names Julie Rogers to lead ESD Alliance ASML CEO backs joint call for Europe tech competitiveness push FlexIC RFID inlays bring NFC to paper packaging ROHM targets smart rings with ultra-compact NFC wireless power chipset China silicon wafers push boosts Eswin capacity ESD Alliance outlook spotlights agentic AI in chip design AI robotics sales growth rises as Faraday Future expands into education Microchip expands dsPIC33A controllers for AI data center power sensiBel MEMS microphone heads to Silex production SEMI: Global silicon wafer shipments jump 13% on AI demand AI drives photonics innovation Advantech adds Intel Core Series 3 to edge AI systems NI CHESS enables software-driven RF channel emulation into aerospace testing Forsee Power battery system powers new electric fire pump
SiTime targets AI data centers with sub-nanosecond timing...
2026-05-11 · via ... eeNews Europe

SiTime targets AI data centers with sub-nanosecond timing chip

News |

By Asma Adhimi




SiTime has launched a new MEMS-based timing device aimed at improving GPU utilization in AI data centers, where synchronization errors can significantly reduce computing efficiency.

The company’s Elite 2 Super-TCXO is designed to provide sub-nanosecond synchronization accuracy across AI clusters, helping hyperscalers and system architects reduce wait cycles, avoid GPU timeouts, and increase throughput in large-scale AI training systems.

For eeNews Europe readers, the launch highlights how timing technology is becoming a critical part of AI infrastructure design, particularly as data center operators look for ways to improve performance per watt and maximize expensive GPU resources. It also underlines the growing role of MEMS timing devices in applications traditionally dominated by quartz technology.

Timing bottlenecks in AI clusters

According to SiTime, GPU utilization rates in AI clusters can fall as low as 20% to 40% because distributed AI workloads require extremely precise synchronization between processors.

“Industry reports show GPU utilization in AI clusters can be as low as 20 to 40 percent—a large and largely hidden tax on AI infrastructure,” said Piyush Sevalia, chief business officer at SiTime. “AI workloads are distributed across GPUs in tightly orchestrated time slots. Even small timing errors force wait cycles to avoid data corruption, and in extreme cases can trigger GPU timeouts and system restarts. Poor synchronization directly caps GPU utilization.”

The company says the industry is moving from synchronization targets of around 1 microsecond today toward 10 nanoseconds across AI clusters. SiTime claims its Elite 2 device delivers synchronization accuracy of 1ns, which it says is 10x better than the industry target.

Sevalia added: “To address this, the industry is driving towards a target of 10 nanoseconds time synchronization across an AI cluster, down from 1 microsecond today. We collaborated closely with leading AI system architects at hyperscalers and silicon providers and concluded that the right oscillator can significantly improve cluster-wide synchronization.”

Smaller footprint, higher stability

The Elite 2 Super-TCXO is available in 3.2 mm × 2.5 mm and 5.0 mm × 3.2 mm packages, with claimed improvements in thermal stability, Allan deviation and frequency stability over competing solutions.

The device also includes digital frequency tuning and withstands shock, vibration and board bending, areas where MEMS devices typically outperform quartz-based timing components.

Sameh Boujelbene, vice president at Dell’Oro Group, said: “AI networks must operate with extremely high efficiency to fully utilize expensive GPU resources. As AI back-end infrastructure refreshes at a much faster cadence than traditional non-accelerated infrastructure, time synchronization accuracy becomes increasingly important to sustaining performance across rapidly evolving data center architectures.”

SiTime says the Elite 2 Super-TCXO is sampling now, with volume production expected in the third quarter of 2026. The company estimates the addressable market for AI synchronization timing devices could reach a cumulative $1.5bn by 2030.

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :

   eeNews on Google News


Linked Articles