1. Register configuration
2. Clock isolation issue. whether the one module clock off has effect on other module function? how to one module implement bypass function when clock is gated off
3. power
4. area
5. performance
此内容由惯性聚合(RSS阅读器)自动聚合整理，仅供阅读参考。 原文来自 — 版权归原作者所有。