惯性聚合 高效追踪和阅读你感兴趣的博客、新闻、科技资讯
阅读原文 在惯性聚合中打开

推荐订阅源

M
MIT News - Artificial intelligence
WordPress大学
WordPress大学
GbyAI
GbyAI
S
SegmentFault 最新的问题
量子位
爱范儿
爱范儿
OSCHINA 社区最新新闻
OSCHINA 社区最新新闻
MyScale Blog
MyScale Blog
人人都是产品经理
人人都是产品经理
博客园 - 叶小钗
aimingoo的专栏
aimingoo的专栏
V
Visual Studio Blog
U
Unit 42
Cyber Security Advisories - MS-ISAC
Cyber Security Advisories - MS-ISAC
The Cloudflare Blog
Stack Overflow Blog
Stack Overflow Blog
博客园 - 聂微东
J
Java Code Geeks
The GitHub Blog
The GitHub Blog
Y
Y Combinator Blog
IT之家
IT之家
Martin Fowler
Martin Fowler
宝玉的分享
宝玉的分享
雷峰网
雷峰网

Latest from Tom's Hardware in Semiconductors

Post-silicon era gets closer as industry giants crack the 2D transistor scaling bottleneck with breakthrough tech — imec, ASML, and TSMC fab complementary 2D-material transistors at 50nm pitch on a 300mm wafer Intel Intel’s performance-enhanced 18A-P process enters risk production — drop-in 18A upgrade promises 9% performance improvement at iso-power, cuts thermal resistance by 40% Chinese fab SMIC TSMC says panel packaging won Analyzing TSMC's fab expansion roadmap — multi-fab N2 ramp, CoWoS, SoIC, and uncorking bottlenecks Chinese startup claims photonic chip production without DUV lithography, says nanoimprint process cuts costs by 90%… ASML becomes Europe's most valuable company ever as analysts bet on higher EUV output — its market cap hit… TSMC CEO C.C. Wei says, ‘It will be a long time before we can meet customer demand’ — tells shareholders that he will keep prices stable, refrain from implementing price hikes Samsung shows first HBM5 mockup with Heat Path Block cooling — thermal race with SK hynix shaping up Seven hospitalized after toxic gas fire at SK hynix advanced memory plant — Cheongju 4th campus incident today led… TikTok owner ByteDance is reportedly developing its own custom AI CPUs — company looks to ease China's… Trailing-edge foundry roadmaps for GlobalFoundries, UMC, and SMIC — mature node chipmakers each pursue differing… Chinese university builds 3D chip design tool tailored to Huawei's ‘LogicFolding’ architecture — 3D design delivers increased performance and better thermal management China adds homegrown AI chips to 'secure and reliable' procurement list for the first time — nine options added as move away from Nvidia continues SK hynix unveils 'iHBM' thermal architecture that cools AI memory at the source — integrated cooling elements inside HBM interface cut thermal resistance by 30%, target next-gen HBM5 accelerators and dense AI data centers Imec builds world's first High-NA EUV-fabricated quantum dot qubit device — breakthrough could pull quantum computing onto the same manufacturing roadmap as next-gen AI processors, compressing timelines Huawei claims sanctions-busting breakthrough with 1.4nm-class chips by 2031, claims 55% higher transistor density — firm claims new LogicFolding chip architecture can bypass EUV restrictions, introduces 'Tau Scaling Law' to replace Moore's Law Samsung's $400,000 payout for memory workers sparks revolt as other divisions get only $4,000, fueling intentional production slowdowns — internal resentment disrupts packaging operations, major AI chip project decisions to a complete halt The custom AI ASIC state of play (May 2026) — Broadcom deals, Google TPUs, Meta MTIA & beyond AMD begins production ramp of 256-core EPYC Venice — first 2nm HPC chip claims 70% performance leap Intel kicks off development on next-decade 10A and 7A process technologies — 14A node remains on track for… SMIC founder and AMEC CEO urge Chinese fabs to test domestic chipmaking tools on active production lines — equipment makers post record revenue but falling margins Russia’s Mikron is selling framed test wafers with up to 120,000 processors as souvenirs — 12 designs, priced around $170 each, sold alongside $2 vials of cleanroom air Trump calls $14 billion Taiwan arms deal a 'negotiating chip' with China after Xi said Taiwan issue could lead to 'clashes and even conflicts' — Trump says 'Taiwan would be very smart to cool it a little bit' Leading-edge foundry roadmaps for TSMC, Intel and Samsung — outlining the path to 1.4nm nodes and beyond TSMC allocates $20 billion to Arizona expansion — project faces water and labor shortages, complicated by visa… Intel, SK hynix shares surge following reports of chip packaging partnership — SK is said to be testing… Apple reportedly strikes deal for Intel to make some of its chips — two tech giants reached a preliminary… Global semiconductor sales hit nearly $300 billion in Q1 2026 — chips are on track to top $1 trillion for this…
NASA partners with Microchip to build next-generation spa...
Jowi Morales · 2026-05-12 · via Latest from Tom's Hardware in Semiconductors
a Microchip SoC built for NASA
(Image credit: NASA)

NASA has announced that it has just partnered with Microchip Technology Inc. to build next-generation chips that will power its spacecraft. This project, dubbed High-Performance Spaceflight Computing, aims to build a system-on-a-chip (SoC) that will deliver 100 times the computing capacity of current processors designed for spaceflight. The space agency said that it will come in two flavors — a radiation-hardened version for geosynchronous, deep-space, and long-duration missions and a radiation-tolerant version for low Earth orbit satellites. The former is primarily aimed at supporting missions to the Moon, Mars, and beyond, while the latter is tailored for commercial applications.

The SoC will combine both computing and networking capabilities on a single device, reducing cost and complexity, as well as allowing for better power efficiency. More importantly, it will feature a scalable architecture so operators can turn off unnecessary functions in case they need to conserve energy. We’ve seen NASA selectively turn off instruments on distant spacecraft to reduce power consumption — it executed this procedure on the nearly 50-year-old Voyager 1, which left the solar system in 2012, after scientists noticed an unexpected drop in onboard power levels.

These chips are also designed to scale as multiple units connected via advanced Ethernet. This would give NASA spacecraft massive computing power and even allow for some autonomy, like deciding the speed at which a rover will traverse a landscape or using it to analyze images independently. The Perseverance rover actually used something similar when it paired NASA’s satellite data of the Red Planet’s surface with its panoramic camera and a Qualcomm Snapdragon 801. This allows it to compare what it sees with the information gathered from space so it can determine its location with pinpoint accuracy.

What’s interesting, though, is that NASA envisions that the technology developed from this project will be used in Earth-bound applications, as well. The agency said that its potential applications include “drones, energy grids, medical equipment, communication services, artificial intelligence, and data transmission.” This won’t be the first time that space-borne technology has become ubiquitous on our planet. Several technologies that we use daily were initially built for space exploration, says NASA’s Jet Propulsion Laboratory. This includes camera phones, CAT scans, LEDs, water purification systems, wireless headphones, and memory foam, among others.

Advancements in the semiconductor space have so far been driven by chip makers, like Apple and Nvidia, and fabs such as TSMC. This partnership will allow NASA and Microchip to build technological advancements of their own. But instead of focusing on raw computing power, the two entities will push for reliability, power efficiency, scalability, and security.

Google Preferred Source

Follow Tom's Hardware on Google News, or add us as a preferred source, to get our latest news, analysis, & reviews in your feeds.

Get Tom's Hardware's best news and in-depth reviews, straight to your inbox.

Jowi Morales is a tech enthusiast with years of experience working in the industry. He’s been writing with several tech publications since 2021, where he’s been interested in tech hardware and consumer electronics.