惯性聚合 高效追踪和阅读你感兴趣的博客、新闻、科技资讯
阅读原文 在惯性聚合中打开

推荐订阅源

WordPress大学
WordPress大学
大猫的无限游戏
大猫的无限游戏
B
Blog
阮一峰的网络日志
阮一峰的网络日志
IT之家
IT之家
Hugging Face - Blog
Hugging Face - Blog
博客园 - 【当耐特】
Jina AI
Jina AI
博客园 - 聂微东
T
The Blog of Author Tim Ferriss
宝玉的分享
宝玉的分享
L
LangChain Blog
M
MIT News - Artificial intelligence
Blog — PlanetScale
Blog — PlanetScale
腾讯CDC
酷 壳 – CoolShell
酷 壳 – CoolShell
Y
Y Combinator Blog
F
Fortinet All Blogs
H
Help Net Security
B
Blog RSS Feed
J
Java Code Geeks
Cyber Security Advisories - MS-ISAC
Cyber Security Advisories - MS-ISAC
Apple Machine Learning Research
Apple Machine Learning Research
S
SegmentFault 最新的问题

Latest from Tom's Hardware in Semiconductors

Post-silicon era gets closer as industry giants crack the 2D transistor scaling bottleneck with breakthrough tech — imec, ASML, and TSMC fab complementary 2D-material transistors at 50nm pitch on a 300mm wafer Intel Intel’s performance-enhanced 18A-P process enters risk production — drop-in 18A upgrade promises 9% performance improvement at iso-power, cuts thermal resistance by 40% Chinese fab SMIC TSMC says panel packaging won Analyzing TSMC's fab expansion roadmap — multi-fab N2 ramp, CoWoS, SoIC, and uncorking bottlenecks Chinese startup claims photonic chip production without DUV lithography, says nanoimprint process cuts costs by 90%… ASML becomes Europe's most valuable company ever as analysts bet on higher EUV output — its market cap hit… TSMC CEO C.C. Wei says, ‘It will be a long time before we can meet customer demand’ — tells shareholders that he will keep prices stable, refrain from implementing price hikes Samsung shows first HBM5 mockup with Heat Path Block cooling — thermal race with SK hynix shaping up Seven hospitalized after toxic gas fire at SK hynix advanced memory plant — Cheongju 4th campus incident today led… TikTok owner ByteDance is reportedly developing its own custom AI CPUs — company looks to ease China's… Trailing-edge foundry roadmaps for GlobalFoundries, UMC, and SMIC — mature node chipmakers each pursue differing… Chinese university builds 3D chip design tool tailored to Huawei's ‘LogicFolding’ architecture — 3D design delivers increased performance and better thermal management China adds homegrown AI chips to 'secure and reliable' procurement list for the first time — nine options added as move away from Nvidia continues SK hynix unveils 'iHBM' thermal architecture that cools AI memory at the source — integrated cooling elements inside HBM interface cut thermal resistance by 30%, target next-gen HBM5 accelerators and dense AI data centers Imec builds world's first High-NA EUV-fabricated quantum dot qubit device — breakthrough could pull quantum computing onto the same manufacturing roadmap as next-gen AI processors, compressing timelines Huawei claims sanctions-busting breakthrough with 1.4nm-class chips by 2031, claims 55% higher transistor density — firm claims new LogicFolding chip architecture can bypass EUV restrictions, introduces 'Tau Scaling Law' to replace Moore's Law Samsung's $400,000 payout for memory workers sparks revolt as other divisions get only $4,000, fueling intentional production slowdowns — internal resentment disrupts packaging operations, major AI chip project decisions to a complete halt The custom AI ASIC state of play (May 2026) — Broadcom deals, Google TPUs, Meta MTIA & beyond AMD begins production ramp of 256-core EPYC Venice — first 2nm HPC chip claims 70% performance leap SMIC founder and AMEC CEO urge Chinese fabs to test domestic chipmaking tools on active production lines — equipment makers post record revenue but falling margins Russia’s Mikron is selling framed test wafers with up to 120,000 processors as souvenirs — 12 designs, priced around $170 each, sold alongside $2 vials of cleanroom air Trump calls $14 billion Taiwan arms deal a 'negotiating chip' with China after Xi said Taiwan issue could lead to 'clashes and even conflicts' — Trump says 'Taiwan would be very smart to cool it a little bit' Leading-edge foundry roadmaps for TSMC, Intel and Samsung — outlining the path to 1.4nm nodes and beyond TSMC allocates $20 billion to Arizona expansion — project faces water and labor shortages, complicated by visa… NASA partners with Microchip to build next-generation spaceflight chips with 100x the power of current offerings — chip designed to withstand radiation for extended missions on the Moon and Mars Intel, SK hynix shares surge following reports of chip packaging partnership — SK is said to be testing… Apple reportedly strikes deal for Intel to make some of its chips — two tech giants reached a preliminary… Global semiconductor sales hit nearly $300 billion in Q1 2026 — chips are on track to top $1 trillion for this…
Intel kicks off development on next-decade 10A and 7A pro...
Anton Shilov · 2026-05-20 · via Latest from Tom's Hardware in Semiconductors
Intel
(Image credit: Intel)

Lip-Bu Tan, chief executive of Intel, this week confirmed that the company had already begun to work on its 10A and 7A fabrication technologies that will succeed Intel's current-generation 18A and next-generation 14A production nodes sometime in the next decade. Both 10A and 7A processes will presumably be able to use ASML's EUV lithography tools with high numerical aperture optics (High-NA), which will first be used for 14A.

"Now I am starting to work 10A, 7A, the roadmap," said Lip-Bu Tan at JP Morgan's Global Technology, Media and Communications Conference. "People do not [simply] go to you, they are looking for the roadmap for the future. So we want to build a long-term business. […]."

Tan emphasized a long-known business practice that ambitious roadmaps that are properly executed are as important as competitive products or fabrication technologies, as many companies do not just buy products, but roadmaps, as they prefer to work with suppliers for years to come. That said, Intel must offer its partners long-term roadmap visibility, so it has to work on technologies that are years from commercialization.

When it comes to Intel's 14A, its development is proceeding as planned, with version 0.5 of the process design kit (PDK) already available and version 0.9 of the PDK due in October.

"Clearly, the 14A, and we announced in Q1, we have v0.5 PDK so that they can do the test chip to look at our yield and see whether they can, over time, to really design their product and fabricate with us," Tan said. "The Holy Grail is v0.9 PDK. Right now, we are looking at October to [hand it to] the outside customer. Internal customer will be earlier, so that we make sure that we really clean the pipe, make sure that we are doing right, make sure that we can sell with good quality."

Tan says multiple customers have expressed interest in 14A, though Intel has not yet disclosed them.

"We have multiple customers engaged with us [with 14A], and to really define what product, what foundry location wants to be, what kind of capacity we need," Tan said. "I do not disclose the customer. If the customer wants to disclose, we will support that."

Get Tom's Hardware's best news and in-depth reviews, straight to your inbox.

As for Intel's 14A timeline, Intel expects risk production in 2028 and then volume production in 2029, which is about the time when TSMC begins to volume produce chips on its A14 fabrication technology.

Three things must be kept in mind here. Firstly, TSMC's A14 is not a direct rival for Intel's 14A as the latter features backside power delivery and is better suitable for high-end data center-grade processors. Secondly, TSMC is said to start making chips using A14 in late 2028, and the company tends to initiate high volume manufacturing (HVM) with very high yields and volumes. By contrast, Intel initiates volume production at development fabs, and it takes the company some time to reach comparable yields and volumes. Thirdly, Intel's 14A will be one of the first nodes to be compatible with High-NA EUV lithography systems (for select layers) and will be the first production node to have the capability to use such scanners for high-volume manufacturing.

Insertion of all-new High-NA EUV tools — along with new photoresists, new photomasks, new pellicles, new metrology tools, new design rules, new computational lithography flows, and a lot of other innovations — is not going to be easy for Intel, so the company is hard at work working with both ASML and partners to ensure that the new ecosystem is ready for prime time. Coincidentally, Christophe Fouquet, the head of ASML, reportedly said that the first test chips made using these High-NA EUV tools will emerge in the coming months, though he did not specify at which vendor or facility.

Google Preferred Source

Follow Tom's Hardware on Google News, or add us as a preferred source, to get our latest news, analysis, & reviews in your feeds.

Anton Shilov is a contributing writer at Tom’s Hardware. Over the past couple of decades, he has covered everything from CPUs and GPUs to supercomputers and from modern process technologies and latest fab tools to high-tech industry trends.