



























Abstract:As time-to-market is crucial in the Integrated Circuit (IC) industry, speeding up layout manufacturability verifi-cation is essential. Chemical-Mechanical Polishing (CMP) plays a vital role in IC fabrication but is significantly influenced by Layout-Dependent Effects (LDE). An accurate and efficient CMP model enables design teams to correct surface unevenness before fabrication, reducing costs and accelerating the design phase. However, existing models often rely on Density Step Height (DSH) modeling, which is time-consuming for calibration and requires substantial hardware resources for fine-grained predictions. In this paper, we propose combining the advantages of two surface analysis techniques, White Light Interfer-ometry (WLI) and Atomic Force Microscopy (AFM), to train a deep learning model. This model aims to predict full-chip post-CMP nanotopography with nanometer-scale accuracy. Our deep learning model is based on a Convolutional Neural Network (CNN) and follows a two-step pipeline. The model is trained on each technique separately, resulting in a detailed full-chip CMP model.
| Comments: | Presented at the International Conference on Planarization Technology 2025 in Hong Kong |
| Subjects: | Machine Learning (cs.LG) |
| Cite as: | arXiv:2605.05062 [cs.LG] |
| (or arXiv:2605.05062v1 [cs.LG] for this version) | |
| https://doi.org/10.48550/arXiv.2605.05062 arXiv-issued DOI via DataCite (pending registration) |
From: Renan Bouis [view email]
[v1]
Wed, 6 May 2026 15:55:59 UTC (547 KB)
此内容由惯性聚合(RSS阅读器)自动聚合整理,仅供阅读参考。 原文来自 — 版权归原作者所有。