惯性聚合 高效追踪和阅读你感兴趣的博客、新闻、科技资讯
阅读原文 在惯性聚合中打开

推荐订阅源

D
Docker
V
V2EX
OSCHINA 社区最新新闻
OSCHINA 社区最新新闻
云风的 BLOG
云风的 BLOG
Blog — PlanetScale
Blog — PlanetScale
Recent Announcements
Recent Announcements
Last Week in AI
Last Week in AI
博客园 - Franky
Microsoft Security Blog
Microsoft Security Blog
Hugging Face - Blog
Hugging Face - Blog
H
Hackread – Cybersecurity News, Data Breaches, AI and More
Vercel News
Vercel News
MyScale Blog
MyScale Blog
大猫的无限游戏
大猫的无限游戏
罗磊的独立博客
H
Help Net Security
月光博客
月光博客
Martin Fowler
Martin Fowler
博客园 - 【当耐特】
宝玉的分享
宝玉的分享
P
Proofpoint News Feed
GbyAI
GbyAI
腾讯CDC
freeCodeCamp Programming Tutorials: Python, JavaScript, Git & More

... eeNews Europe

Molex Teramount deal targets co-packaged optics NVIDIA and ServiceNow extend AI governance from desktops to data centres Faraday Future launches Physical AI robotics institute with BIBS System Check: Should engineers learn analog? Decoupled by Design: How Gateworks and NXP are rethinking edge AI architecture NVIDIA and Corning partner on AI photonics expansion GCT taps satellite partner to speed 5G rollout Sodankylä supersite to support ESA Earth observation SiTime posts 88% revenue growth on AI infrastructure demand Infrared LEDs support in-cabin sensing for vehicle safety Anthropic compute deal taps SpaceXAI Colossus 1 Quantum Brilliance CEO Mark Luo on deployable quantum systems and the future of diamond-based computing SEMI Summit spotlights Europe’s chiplet and packaging push AI data center infrastructure drives Pennsylvania energy expansion NXP CoreRide gains Vector software support for SDV platforms Elektor Lab Talk covers Red Pitaya and reconfigurable test gear SEMI names Julie Rogers to lead ESD Alliance ASML CEO backs joint call for Europe tech competitiveness push FlexIC RFID inlays bring NFC to paper packaging ROHM targets smart rings with ultra-compact NFC wireless power chipset China silicon wafers push boosts Eswin capacity ESD Alliance outlook spotlights agentic AI in chip design AI robotics sales growth rises as Faraday Future expands into education Microchip expands dsPIC33A controllers for AI data center power sensiBel MEMS microphone heads to Silex production SEMI: Global silicon wafer shipments jump 13% on AI demand AI drives photonics innovation Advantech adds Intel Core Series 3 to edge AI systems NI CHESS enables software-driven RF channel emulation into aerospace testing Forsee Power battery system powers new electric fire pump
Intel targets agentic AI with Xeon 6+ and Ethernet upgrades
Asma Adhimi · 2026-06-03 · via ... eeNews Europe

Intel targets agentic AI with Xeon 6+ and Ethernet upgrades

New Products |

By Asma Adhimi



Intel has unveiled a new wave of data center hardware aimed at supporting the rise of agentic AI, with updates spanning CPUs, networking, and future AI accelerators. The company says the latest additions reinforce the role of the CPU as the orchestration layer for increasingly complex AI systems.

The announcement, made at Computex in Taipei, includes new Intel Xeon 6+ processors, Intel Ethernet E835 networking products, and fresh technical details on Intel’s upcoming Crescent Island GPU platform. For eeNews Europe readers, the launch highlights how chipmakers are rethinking infrastructure around power efficiency, data movement, and scalable AI inference rather than focusing only on raw accelerator performance.

Xeon 6+ focuses on AI orchestration

The new Xeon 6+ processors extend Intel’s Xeon 6 family with up to 288 Efficient-cores and are built on Intel’s 18A process technology, marking the first time the node is being used in a data center CPU.

Intel is positioning the chips for cloud-native and AI-heavy workloads where concurrency, latency, and rack density are becoming critical constraints. According to Intel, the processors can deliver up to 2.5x higher performance than the previous generation while improving performance-per-watt against competing products.

“AI doesn’t scale as a collection of parts—it scales as a coordinated system,” said Kevork Kechichan, executive vice president and general manager of Intel Data Center Group. “As AI becomes more agentic, the constraints shift to orchestration, concurrency, and data movement. That shift reinforces a core reality: the CPU remains the control plane for the modern AI infrastructure. With Xeon 6+ and Ethernet E835, we’re tightly coupling compute and networking to reduce bottlenecks and enable efficient, secure scaling of real-world agentic workflows.”

The processors also support 12-channel DDR5 memory, PCIe Gen 5, CXL connectivity, and integrated security technologies including Intel SGX and TDX. Intel says the chips are already being tested in telecom infrastructure and integrated into systems from vendors including ASUS, Dell Technologies, Ericsson, HPE, Lenovo, and Supermicro.

Ethernet E835 tackles AI networking bottlenecks

Alongside the CPU launch, Intel expanded its Ethernet portfolio with the E835 controllers and network adapters, supporting data rates up to 200GbE.

The company says networking efficiency is becoming increasingly important as AI and distributed cloud workloads scale. The E835 products support RDMA technologies including RoCEv2 and iWARP, while also targeting lower power consumption in dense server deployments.

Intel claims its E835-CQDA2 adapter offers significantly better performance-per-watt than comparable products from NVIDIA and Broadcom. The adapters also integrate security features including Hardware Root of Trust and signed SPDM support.

Crescent Island GPU moves closer

Intel also revealed more details about its next-generation AI accelerator, code-named Crescent Island, based on the Xe 3P architecture.

The GPU is designed for large inference workloads and agentic AI systems, with up to 480GB of LPDDR5x memory and a 350W air-cooled PCIe design. Intel says the platform supports datatypes ranging from FP4 to FP64 and is intended to work with the company’s open software stack for heterogeneous computing environments.

In parallel, Intel introduced a new 12-core Xeon 6300 processor for SMB entry servers, giving smaller systems access to higher core counts without requiring platform redesigns.

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :

   eeNews on Google News