惯性聚合 高效追踪和阅读你感兴趣的博客、新闻、科技资讯
阅读原文 在惯性聚合中打开

推荐订阅源

Apple Machine Learning Research
Apple Machine Learning Research
爱范儿
爱范儿
博客园_首页
博客园 - 【当耐特】
V
Visual Studio Blog
博客园 - 叶小钗
月光博客
月光博客
美团技术团队
J
Java Code Geeks
小众软件
小众软件
Y
Y Combinator Blog
博客园 - Franky
Martin Fowler
Martin Fowler
博客园 - 聂微东
Microsoft Azure Blog
Microsoft Azure Blog
IT之家
IT之家
MyScale Blog
MyScale Blog
人人都是产品经理
人人都是产品经理
Microsoft Security Blog
Microsoft Security Blog
OSCHINA 社区最新新闻
OSCHINA 社区最新新闻
阮一峰的网络日志
阮一峰的网络日志
酷 壳 – CoolShell
酷 壳 – CoolShell
钛媒体:引领未来商业与生活新知
钛媒体:引领未来商业与生活新知
云风的 BLOG
云风的 BLOG

... eeNews Europe

Molex Teramount deal targets co-packaged optics NVIDIA and ServiceNow extend AI governance from desktops to data centres Faraday Future launches Physical AI robotics institute with BIBS System Check: Should engineers learn analog? Decoupled by Design: How Gateworks and NXP are rethinking edge AI architecture NVIDIA and Corning partner on AI photonics expansion GCT taps satellite partner to speed 5G rollout Sodankylä supersite to support ESA Earth observation SiTime posts 88% revenue growth on AI infrastructure demand Infrared LEDs support in-cabin sensing for vehicle safety Anthropic compute deal taps SpaceXAI Colossus 1 Quantum Brilliance CEO Mark Luo on deployable quantum systems and the future of diamond-based computing SEMI Summit spotlights Europe’s chiplet and packaging push AI data center infrastructure drives Pennsylvania energy expansion NXP CoreRide gains Vector software support for SDV platforms Elektor Lab Talk covers Red Pitaya and reconfigurable test gear SEMI names Julie Rogers to lead ESD Alliance ASML CEO backs joint call for Europe tech competitiveness push FlexIC RFID inlays bring NFC to paper packaging ROHM targets smart rings with ultra-compact NFC wireless power chipset China silicon wafers push boosts Eswin capacity ESD Alliance outlook spotlights agentic AI in chip design AI robotics sales growth rises as Faraday Future expands into education Microchip expands dsPIC33A controllers for AI data center power sensiBel MEMS microphone heads to Silex production SEMI: Global silicon wafer shipments jump 13% on AI demand AI drives photonics innovation Advantech adds Intel Core Series 3 to edge AI systems NI CHESS enables software-driven RF channel emulation into aerospace testing Forsee Power battery system powers new electric fire pump
Vertical power delivery platform aims to ease AI infrastr...
Alina Neacsu · 2026-06-24 · via ... eeNews Europe

Vertical power delivery platform aims to ease AI infrastructure constraints

Technology News |

By Alina Neacsu



Lotus Microsystems has launched a vertical power delivery platform designed to bring power conversion closer to processors while addressing thermal management within the same architecture.

For eeNews Europe readers, the development highlights how advanced packaging and power delivery technologies are becoming critical as AI infrastructure moves towards higher current densities and more demanding accelerator designs.

Integrating power and cooling at the processor

The Copenhagen-based company has introduced vStrata, a platform built around what it calls silicon Power Interposer Technology (PIT). The approach places power delivery directly beneath the processor, aiming to reduce electrical losses while simultaneously managing heat at the point of load.

According to Lotus Microsystems, current vertical power delivery approaches often focus primarily on electrical efficiency, leaving thermal management as a separate design challenge. The company says vStrata combines electrical, thermal and mechanical considerations within a single architecture.

“We have reached a point where AI compute performance is constrained by physical architecture,” said Hans Hasselby-Andersen, CEO of Lotus Microsystems. “vStrata was developed to address the reality that power delivery and thermal management have become inseparable system constraints. By integrating both into a single co-engineered platform, we help data centers increase compute density while reducing the power and cooling overhead that drives AI infrastructure cost.”

The first product in the platform family, the LSC0580 module, is expected to begin shipping engineering samples in the third quarter of 2026. The company says the design has already been taped out for several xPU and AI infrastructure applications.

Designed for higher AI compute density

Lotus Microsystems says the LSC0580 targets kiloampere-class power requirements for AI processors and is designed to achieve up to 96% point-of-load efficiency. The company also claims the architecture can potentially reduce power conversion losses by more than 50% compared with conventional approaches.

The silicon-based substrate is intended to improve thermal conductivity while shortening the electrical path between power conversion and the processor. Lotus Microsystems says this can reduce operating temperatures by up to 25°C in optimised configurations and support load transients above 10A/ns without external capacitors.

“The industry has been trying to scale AI compute using an architecture that was never designed for this level of intensity,” said Yasser Nour, co-founder and CTO of Lotus Microsystems. “The real bottleneck isn’t just delivering power – it’s how the system responds to rapid, unpredictable load changes. By collapsing the distance between the power supply and the processor, vStrata is designed to deliver current where and when it’s needed, without compromising thermal behavior or transient stability.”

Lotus Microsystems says it is working with Tier-1 hyperscalers and expanding engagement through an early access programme, with engineering samples scheduled for Q3 2026.

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :

   eeNews on Google News