惯性聚合 高效追踪和阅读你感兴趣的博客、新闻、科技资讯
阅读原文 在惯性聚合中打开

推荐订阅源

Microsoft Security Blog
Microsoft Security Blog
J
Java Code Geeks
GbyAI
GbyAI
aimingoo的专栏
aimingoo的专栏
L
LangChain Blog
I
InfoQ
D
Docker
F
Fortinet All Blogs
Y
Y Combinator Blog
Martin Fowler
Martin Fowler
月光博客
月光博客
B
Blog
Engineering at Meta
Engineering at Meta
T
Tailwind CSS Blog
罗磊的独立博客
博客园_首页
G
Google Developers Blog
Stack Overflow Blog
Stack Overflow Blog
Recent Announcements
Recent Announcements
D
DataBreaches.Net
freeCodeCamp Programming Tutorials: Python, JavaScript, Git & More
B
Blog RSS Feed
IT之家
IT之家
V
V2EX

... eeNews Europe

Molex Teramount deal targets co-packaged optics NVIDIA and ServiceNow extend AI governance from desktops to data centres Faraday Future launches Physical AI robotics institute with BIBS System Check: Should engineers learn analog? Decoupled by Design: How Gateworks and NXP are rethinking edge AI architecture NVIDIA and Corning partner on AI photonics expansion GCT taps satellite partner to speed 5G rollout Sodankylä supersite to support ESA Earth observation SiTime posts 88% revenue growth on AI infrastructure demand Infrared LEDs support in-cabin sensing for vehicle safety Anthropic compute deal taps SpaceXAI Colossus 1 Quantum Brilliance CEO Mark Luo on deployable quantum systems and the future of diamond-based computing SEMI Summit spotlights Europe’s chiplet and packaging push AI data center infrastructure drives Pennsylvania energy expansion NXP CoreRide gains Vector software support for SDV platforms Elektor Lab Talk covers Red Pitaya and reconfigurable test gear SEMI names Julie Rogers to lead ESD Alliance ASML CEO backs joint call for Europe tech competitiveness push FlexIC RFID inlays bring NFC to paper packaging ROHM targets smart rings with ultra-compact NFC wireless power chipset China silicon wafers push boosts Eswin capacity ESD Alliance outlook spotlights agentic AI in chip design AI robotics sales growth rises as Faraday Future expands into education Microchip expands dsPIC33A controllers for AI data center power sensiBel MEMS microphone heads to Silex production SEMI: Global silicon wafer shipments jump 13% on AI demand AI drives photonics innovation Advantech adds Intel Core Series 3 to edge AI systems NI CHESS enables software-driven RF channel emulation into aerospace testing Forsee Power battery system powers new electric fire pump
Imec advances III-V chiplet integration with RF silicon i...
Asma Adhimi · 2026-06-12 · via ... eeNews Europe

Imec advances III-V chiplet integration with RF silicon interposer

News |

By Asma Adhimi



Belgian research hub Imec has taken another step toward high-frequency chiplet-based systems, extending its 300mm RF silicon interposer platform to support system-level integration of III-V chiplets with Si-CMOS technology. The development targets emerging mmWave and sub-THz wireless applications, as well as high-speed signal handling for next-generation data centers.

The latest advances combine high-density embedded capacitors, a scalable passive-component modeling framework, and laser-assisted bonding technology for III-V chiplet assembly. Together, these technologies are designed to improve performance while reducing the cost and complexity of heterogeneous integration.

For eeNews Europe readers working on RF design, advanced packaging and semiconductor manufacturing, the announcement highlights practical approaches to integrating III-V materials such as InP, GaAs and GaN with mainstream CMOS platforms. It also offers insight into how chiplet architectures are evolving to address performance bottlenecks in both communications and data-center infrastructure.

Higher-density passives for smaller chiplets

As wireless systems move to ever higher frequencies, designers face growing challenges in balancing performance, power consumption, footprint and manufacturing costs. Imec’s approach keeps performance-critical functions inside compact III-V chiplets while moving passive components onto a silicon interposer with low-loss interconnects.

One of the key additions is a new metal-insulator-metal capacitor (MIMCAP) architecture. The design combines a high-k aluminum-hafnium-oxide dielectric with three-dimensional oxide-stud structures in the back-end-of-line process.

“A key lever to reduce III-V chiplet size and cost is the offloading of passive components – such as decoupling capacitors – onto the RF silicon interposer,” said Xiao Sun. “In a paper presented at this year’s IMS/RFIC conference, we demonstrate how combining this offloading approach with a new MIMCAP architecture enables a 10-to-100-fold increase in capacitance density compared to typical on-chip capacitors in III-V technologies. This supports more compact and cost-efficient system designs and improves power delivery for mmWave and sub-THz wireless systems as well as high-speed data center applications.”

According to Imec, the increase in capacitance density could significantly reduce chiplet area while improving overall system efficiency, particularly for advanced wireless and optical interconnect applications.

Modeling and bonding advances

Complementing the capacitor technology, Imec has introduced a modeling framework for RF interposer passive components, validated up to around 300 GHz. The framework enables designers to predict circuit performance across different geometries without having to repeatedly re-simulate or measure every design variation, helping to reduce development time.

The framework currently focuses on transmission lines, but Imec plans to expand it into a broader design library that will also include inductors and MIM capacitors.

On the assembly side, Imec has demonstrated laser-assisted bonding for integrating III-V chiplets onto the RF silicon interposer. The technique allows chiplets to be mounted on complex passive-rich stacks while avoiding damage to temperature-sensitive layers and maintaining low thermal budgets.

The process achieved alignment accuracy better than 600nm and rotational misalignment below 0.05° across 43 devices. RF measurements after assembly showed reflection below −15 dB in the 110 GHz to 170 GHz range, indicating that chiplet performance is preserved during the bonding process.

Toward manufacturable chiplet-based RF systems

The latest work builds on earlier milestones from Imec. In 2024, the organization demonstrated InP chiplet integration on a 300mm RF silicon interposer with negligible insertion loss at 140GHz. In 2025, it extended the platform’s low-loss performance to 325GHz.

“With this work, we demonstrate a uniquely integrated platform that brings together performance, scalability, and manufacturability. Our next priority is to further advance the platform’s technology readiness, and to enable support for low-volume manufacturing – helping our partners more easily develop and scale next-generation RF systems,” said Sun.

By combining passive integration, predictive design tools and advanced assembly techniques on a single platform, Imec is positioning its RF silicon interposer technology as a potential foundation for future mmWave, sub-THz and high-speed data-center systems.

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :

   eeNews on Google News