惯性聚合 高效追踪和阅读你感兴趣的博客、新闻、科技资讯
阅读原文 在惯性聚合中打开

推荐订阅源

Engineering at Meta
Engineering at Meta
G
Google Developers Blog
WordPress大学
WordPress大学
M
MIT News - Artificial intelligence
D
DataBreaches.Net
云风的 BLOG
云风的 BLOG
爱范儿
爱范儿
Microsoft Security Blog
Microsoft Security Blog
钛媒体:引领未来商业与生活新知
钛媒体:引领未来商业与生活新知
H
Hackread – Cybersecurity News, Data Breaches, AI and More
Blog — PlanetScale
Blog — PlanetScale
T
Tailwind CSS Blog
S
SegmentFault 最新的问题
阮一峰的网络日志
阮一峰的网络日志
博客园 - 三生石上(FineUI控件)
酷 壳 – CoolShell
酷 壳 – CoolShell
Recent Announcements
Recent Announcements
T
The Blog of Author Tim Ferriss
I
InfoQ
MyScale Blog
MyScale Blog
V
V2EX
B
Blog
罗磊的独立博客
freeCodeCamp Programming Tutorials: Python, JavaScript, Git & More

... eeNews Europe

Molex Teramount deal targets co-packaged optics NVIDIA and ServiceNow extend AI governance from desktops to data centres Faraday Future launches Physical AI robotics institute with BIBS SiTime targets AI data centers with sub-nanosecond timing chip System Check: Should engineers learn analog? Decoupled by Design: How Gateworks and NXP are rethinking edge AI architecture NVIDIA and Corning partner on AI photonics expansion GCT taps satellite partner to speed 5G rollout Sodankylä supersite to support ESA Earth observation SiTime posts 88% revenue growth on AI infrastructure demand Infrared LEDs support in-cabin sensing for vehicle safety Anthropic compute deal taps SpaceXAI Colossus 1 Quantum Brilliance CEO Mark Luo on deployable quantum systems and the future of diamond-based computing SEMI Summit spotlights Europe’s chiplet and packaging push AI data center infrastructure drives Pennsylvania energy expansion NXP CoreRide gains Vector software support for SDV platforms Elektor Lab Talk covers Red Pitaya and reconfigurable test gear SEMI names Julie Rogers to lead ESD Alliance ASML CEO backs joint call for Europe tech competitiveness push FlexIC RFID inlays bring NFC to paper packaging ROHM targets smart rings with ultra-compact NFC wireless power chipset China silicon wafers push boosts Eswin capacity ESD Alliance outlook spotlights agentic AI in chip design AI robotics sales growth rises as Faraday Future expands into education Microchip expands dsPIC33A controllers for AI data center power sensiBel MEMS microphone heads to Silex production SEMI: Global silicon wafer shipments jump 13% on AI demand AI drives photonics innovation Advantech adds Intel Core Series 3 to edge AI systems NI CHESS enables software-driven RF channel emulation into aerospace testing
Intel and Google expand AI infrastructure partnership
Asma Adhimi · 2026-04-14 · via ... eeNews Europe

Intel and Google expand AI infrastructure partnership

News |

By Asma Adhimi



Intel and Google are deepening their long-running partnership with a multiyear collaboration aimed at advancing next-generation AI and cloud infrastructure. The agreement focuses on improving performance, efficiency and scalability across Google’s global data center footprint as AI workloads continue to grow in scale and complexity.

The companies say the expanded collaboration will combine Intel’s Xeon CPUs with custom infrastructure processing units (IPUs) to support modern heterogeneous computing systems. For engineers and system architects following AI infrastructure trends, the announcement highlights how CPUs and specialized accelerators continue to work together in large-scale AI deployments.

CPUs remain central to AI infrastructure

As artificial intelligence adoption accelerates, the underlying infrastructure powering AI systems is becoming more diverse. While GPUs and other accelerators handle model training and inference, CPUs remain critical for orchestration, data movement and overall system management.

Under the expanded collaboration, Intel Xeon processors will continue to power a large portion of Google Cloud infrastructure. The companies will also align their development roadmaps across multiple Xeon generations to optimize performance and efficiency for AI workloads.

Google Cloud already deploys Intel Xeon processors in its workload-optimized instances. The latest Intel Xeon 6 processors power C4 and N4 instances, which support workloads ranging from large-scale AI training coordination to latency-sensitive inference tasks and general-purpose computing.

According to Intel, this system-level approach is essential as AI workloads scale beyond isolated accelerators. “AI is reshaping how infrastructure is built and scaled,” said Lip-Bu Tan, CEO of Intel. “Scaling AI requires more than accelerators – it requires balanced systems. CPUs and IPUs are central to delivering the performance, efficiency and flexibility modern AI workloads demand.”

Custom IPUs boost efficiency and utilization

Alongside CPU deployment, the two companies are expanding their joint development of custom ASIC-based infrastructure processing units. These programmable IPUs offload infrastructure tasks such as networking, storage and security from the host CPU.

By shifting these functions away from the main processor, IPUs can increase system efficiency and improve resource utilization within hyperscale data centers. The approach also enables more predictable performance across complex AI environments.

Intel says the combination of Xeon CPUs and IPUs creates a tightly integrated platform where general-purpose compute is paired with dedicated infrastructure acceleration. This balance helps cloud providers scale AI workloads while managing power consumption, cost and system complexity.

“CPUs and infrastructure acceleration remain a cornerstone of AI systems—from training orchestration to inference and deployment,” said Amin Vahdat, SVP & Chief Technologist, AI Infrastructure, Google. “Intel has been a trusted partner for nearly two decades, and their Xeon roadmap gives us confidence that we can continue to meet the growing performance and efficiency demands of our workloads.”

Preparing infrastructure for the next wave of AI

The partnership reflects a broader industry trend toward heterogeneous computing architectures. Rather than relying on a single class of processor, modern AI systems increasingly combine CPUs, GPUs and specialized accelerators tailored for specific workloads.

By continuing to co-develop CPUs and infrastructure accelerators, Intel and Google aim to build a more scalable foundation for future AI-driven cloud services. The companies say the approach will help enterprises and developers deploy increasingly complex AI applications while maintaining efficiency at hyperscale.

If you enjoyed this article, you will like the following ones: don't miss them by subscribing to :

   eeNews on Google News