惯性聚合 高效追踪和阅读你感兴趣的博客、新闻、科技资讯
阅读原文 在惯性聚合中打开

推荐订阅源

J
Java Code Geeks
腾讯CDC
Jina AI
Jina AI
博客园 - 司徒正美
博客园 - 三生石上(FineUI控件)
Apple Machine Learning Research
Apple Machine Learning Research
GbyAI
GbyAI
WordPress大学
WordPress大学
Hugging Face - Blog
Hugging Face - Blog
T
The Blog of Author Tim Ferriss
小众软件
小众软件
M
MIT News - Artificial intelligence
MyScale Blog
MyScale Blog
D
Docker
H
Hackread – Cybersecurity News, Data Breaches, AI and More
Google DeepMind News
Google DeepMind News
月光博客
月光博客
L
LangChain Blog
F
Fortinet All Blogs
Microsoft Azure Blog
Microsoft Azure Blog
博客园 - Franky
C
Check Point Blog
U
Unit 42
人人都是产品经理
人人都是产品经理

Latest from Tom's Hardware in Semiconductors

Post-silicon era gets closer as industry giants crack the 2D transistor scaling bottleneck with breakthrough tech — imec, ASML, and TSMC fab complementary 2D-material transistors at 50nm pitch on a 300mm wafer Intel Chinese fab SMIC TSMC says panel packaging won Analyzing TSMC's fab expansion roadmap — multi-fab N2 ramp, CoWoS, SoIC, and uncorking bottlenecks Chinese startup claims photonic chip production without DUV lithography, says nanoimprint process cuts costs by 90%… ASML becomes Europe's most valuable company ever as analysts bet on higher EUV output — its market cap hit… TSMC CEO C.C. Wei says, ‘It will be a long time before we can meet customer demand’ — tells shareholders that he will keep prices stable, refrain from implementing price hikes Samsung shows first HBM5 mockup with Heat Path Block cooling — thermal race with SK hynix shaping up Seven hospitalized after toxic gas fire at SK hynix advanced memory plant — Cheongju 4th campus incident today led… TikTok owner ByteDance is reportedly developing its own custom AI CPUs — company looks to ease China's… Trailing-edge foundry roadmaps for GlobalFoundries, UMC, and SMIC — mature node chipmakers each pursue differing… Chinese university builds 3D chip design tool tailored to Huawei's ‘LogicFolding’ architecture — 3D design delivers increased performance and better thermal management China adds homegrown AI chips to 'secure and reliable' procurement list for the first time — nine options added as move away from Nvidia continues SK hynix unveils 'iHBM' thermal architecture that cools AI memory at the source — integrated cooling elements inside HBM interface cut thermal resistance by 30%, target next-gen HBM5 accelerators and dense AI data centers Imec builds world's first High-NA EUV-fabricated quantum dot qubit device — breakthrough could pull quantum computing onto the same manufacturing roadmap as next-gen AI processors, compressing timelines Huawei claims sanctions-busting breakthrough with 1.4nm-class chips by 2031, claims 55% higher transistor density — firm claims new LogicFolding chip architecture can bypass EUV restrictions, introduces 'Tau Scaling Law' to replace Moore's Law Samsung's $400,000 payout for memory workers sparks revolt as other divisions get only $4,000, fueling intentional production slowdowns — internal resentment disrupts packaging operations, major AI chip project decisions to a complete halt The custom AI ASIC state of play (May 2026) — Broadcom deals, Google TPUs, Meta MTIA & beyond AMD begins production ramp of 256-core EPYC Venice — first 2nm HPC chip claims 70% performance leap Intel kicks off development on next-decade 10A and 7A process technologies — 14A node remains on track for… SMIC founder and AMEC CEO urge Chinese fabs to test domestic chipmaking tools on active production lines — equipment makers post record revenue but falling margins Russia’s Mikron is selling framed test wafers with up to 120,000 processors as souvenirs — 12 designs, priced around $170 each, sold alongside $2 vials of cleanroom air Trump calls $14 billion Taiwan arms deal a 'negotiating chip' with China after Xi said Taiwan issue could lead to 'clashes and even conflicts' — Trump says 'Taiwan would be very smart to cool it a little bit' Leading-edge foundry roadmaps for TSMC, Intel and Samsung — outlining the path to 1.4nm nodes and beyond TSMC allocates $20 billion to Arizona expansion — project faces water and labor shortages, complicated by visa… NASA partners with Microchip to build next-generation spaceflight chips with 100x the power of current offerings — chip designed to withstand radiation for extended missions on the Moon and Mars Intel, SK hynix shares surge following reports of chip packaging partnership — SK is said to be testing… Apple reportedly strikes deal for Intel to make some of its chips — two tech giants reached a preliminary… Global semiconductor sales hit nearly $300 billion in Q1 2026 — chips are on track to top $1 trillion for this…
Intel’s performance-enhanced 18A-P process enters risk pr...
https://www.tomshardware.com/author/jake-roach · 2026-06-17 · via Latest from Tom's Hardware in Semiconductors
An Intel Panther Lake SoC.
(Image credit: Tom's Hardware)

Following a paper published earlier this year, Intel has provided more details on its optimized 18A-P process at VLSI 2026. The performance-optimized node is an enhancement of 18A that Intel is using in products like Panther Lake and Xeon 6+, promising a 9% improvement in performance at the same power, or an 18% reduction in power consumption at the same performance level. In addition to greater technical detail, Intel has revealed that 18A-P has entered risk production.

Go deeper with TH Premium: Chipmaking

If you’re unfamiliar with that term, it’s the stage of semiconductor manufacturing just before high-volume mass production. It’s a low-volume manufacturing stage where Intel will produce full wafers of 18A-P on a standard production line, just with a limited scope to gather data on defect rate, performance, and variability before full production begins. Risk production usually leads mass production on advanced logic by 12 to 24 months, though we’re not dealing with an entirely new node here, so expect a tighter timeline.

18A-P is a revision of 18A, and although it carries new transistor designs (more on those soon), they live in the same libraries at cell heights of 180mm (High Performance) and 160mm (High Density). The new process is backward compatible with 18A designs, meaning designers can port to 18A-P without making any changes. Some of the new transistor options could spur a design change, but it’s not required; anything built on 18A can be built on 18A-P with more minor performance benefits, but no design changes.

For performance, Intel arrived at its numbers by testing on a standard Arm core subblock, noting the 9% frequency increase or 18% reduction in power specifically at 0.75 volts. The chart you can see in the gallery below is a beautified version of a chart published in Intel’s original research; in other words, it’s not just random lines without any correlation. You can see that even as voltage moves outside that 0.75V mark, 18A-P retains a frequency/power improvement.

With 18A-P, Intel is adding three transistor designs to its library. The W1 design is available in the 180mm cell height library (it was previously available in the 160mm library), while W1.5 is available in the 160mm library. The enhanced W3P design is available in both libraries. W1 and W1.5 are both narrow designs optimized for low-power usage, helping fill gaps in power-optimized designs in Intel’s library, while W3P is a new dual-contact transistor with “Power Boost,” as Intel calls it. As you can see in the gallery below, the original W2 and W3 designs still see a boost in ring oscillator frequency (moving an electrical signal through a ring of inverters) with 18A-P.

Image 1 of 6

Intel 18A-P details.
(Image credit: Intel)

W3P is the most interesting design due to Power Boost. 18A already uses backside power delivery with PowerVia, which uses the back of the wafer to route power, freeing up space for front side signal wiring and reducing thermal resistance. The W3P design has contacts on the front side and backside, reducing parasitic resistance and enabling higher drive current to speed up switching.

Although the standard W2 and W3 transistors will see a benefit moving from 18A to 18A-P, it’s minor. The biggest frequency improvement comes from W3P, while W1 pushes 18A-P down to lower capacitance levels for energy-optimized designs.

Get Tom's Hardware's best news and in-depth reviews, straight to your inbox.

Intel is also adding a new VT (threshold voltage) pair to its lineup. Typically, we see four flavors of VT pairs: HVT, SVT, LVT, and ULVT, noting high, standard, low, and ultra-low threshold voltage, respectively. The lower the threshold voltage, the less power a transistor needs to activate, and therefore the more power it leaks. So, ULVT transistors are the most performant, but they leak the most power, while HVT transistors are the least performant but leak the least amount of power. Chip designers need to balance these different flavors of threshold voltage for their application.

The new VT pair adds another option: ULVTLL, or Ultra-Low Voltage Threshold Low Leakage. It lives between ULVT and LVT, offering better performance than LVT but lower leakage than ULVT. Like the new transistor design, it gives designers more flexibility when designing a chip for 18A-P.

In addition to the expanding 18A-P’s capabilities, Intel says the revision comes with a 20% to 40% improvement in thermal resistance, as well as a 10% to 30% improvement in via resistance at “perf critical layers.” The reduction in thermal resistance comes from grinding the wafer down with advanced EDA tools for better thermal conductivity.

Intel 18A is currently ramping in two U.S. fabs, and although the company has taken some heat for poor 18A yields, Intel says that defect rates continue to drop along with its expectations. 18A is being used already in Panther Lake and Xeon 6+, and Intel is reportedly in talks with Apple and Nvidia to build on 18A, as well.

Full presentation

Image 1 of 14

Intel 18A-P details.
(Image credit: Intel)

Google Preferred Source

Follow Tom's Hardware on Google News, or add us as a preferred source, to get our latest news, analysis, & reviews in your feeds.

Jake Roach is the Senior CPU Analyst at Tom’s Hardware, writing reviews, news, and features about the latest consumer and workstation processors.