惯性聚合 高效追踪和阅读你感兴趣的博客、新闻、科技资讯
阅读原文 在惯性聚合中打开

推荐订阅源

雷峰网
雷峰网
WordPress大学
WordPress大学
MyScale Blog
MyScale Blog
奇客Solidot–传递最新科技情报
奇客Solidot–传递最新科技情报
T
The Blog of Author Tim Ferriss
U
Unit 42
罗磊的独立博客
G
Google Developers Blog
Microsoft Azure Blog
Microsoft Azure Blog
The Cloudflare Blog
aimingoo的专栏
aimingoo的专栏
Vercel News
Vercel News
N
Netflix TechBlog - Medium
H
Hackread – Cybersecurity News, Data Breaches, AI and More
云风的 BLOG
云风的 BLOG
Hugging Face - Blog
Hugging Face - Blog
大猫的无限游戏
大猫的无限游戏
F
Fortinet All Blogs
博客园 - 聂微东
Stack Overflow Blog
Stack Overflow Blog
小众软件
小众软件
博客园 - 【当耐特】
H
Help Net Security
The GitHub Blog
The GitHub Blog

HN's home page

Rainbow Query Language | Hacker News Exec into Node via Kubectl An AI native hedge fund The Seven-Action Documentation Model | Hacker News Package Manager for Kubectl Plugins Tongan Castaways | Hacker News Tech overlords plan for conscious AI to conquer the cosmos. What could go wrong? Data Breach Disclosure Lag Is Getting Worse How LLMs Work | Hacker News I Dropped PRDs for Shape Up Go Experiments Explained | Hacker News FCA's Palantir deal could expose UK financial data to Trump's US, critics fear WebXR BCI for Neural-Adaptive Avatar Control in Mixed Reality The first murder conviction via DNA analysis Tom Interviews Theo de Raadt of the OpenBSD Project (2019) [video] Show HN: Replace shell commands with bun shell typescript scripts Quay.io Is Down | Hacker News AI driven analysis of brokerage account fees in the UK Bill Gates Spent Years Crafting His Image. Now It's Cracking Using LLMs to secure source code Wi-Fi 8 in the Lab [video] The household battery revolution that could change energy bills and the world Is Python Becoming Pinyin? | Hacker News Livia – Executive Assistant | Hacker News FindMyPipe – Query Apple Find My from Linux for AI Agents Show HN: Agent skill for creating product launch videos with Remotion RecruitMyself – AI job search copilot for resumes and applications AI coding agents and the erosion of system understanding The 'Resting' Generation and South Korea's Youth Recession AMD Computex 2026: 10 Years of AM4, AM5 Support Through 2029
Show HN: FPGA design acceleration – idiomatic Python to s...
spym_ · 2026-06-27 · via HN's home page

Recently I've been working on a certain embedded system that has an FPGA running EKF and some controls. Coding that in RTL is inefficient at best so I turned to HLS and looked around to see what the industry has to offer. I have a pretty extensive simulation and verification scaffold in Python, so ideally I wanted something that can accept Python directly, preferably with minimal adaptation, so that I could feed relevant parts of my Python models to the HLS tool and immediately get a working RTL out. Also I wanted floating point. I should add that my FPGA here is Lattice ECP5 which means that Vitis et al are not an option, so I was focusing on vendor-agnostic tools. There are some that can ingest Python but they are frankly not really usable in practice aside from perhaps a very narrow set of applications -- I evaluated Polyphony, PyLog, Allo+XLS, Allo+Vitis (not really an option because Lattice), and Veriloggen. They work in the sense that they translate some Python into some RTL, but not in the sense that you can get something immediately useful out of them if you're trying to build, say, a Kalman filter or even a basic PID controller. Then there are highly capable tools like the aforementioned XLS, Bambu, etc. that unfortunately don't support Python and there are a few shortcomings (especially when it comes to ECP5) that I will cover someday in a later post.

So, behold Holoso: https://github.com/Zubax/holoso

To me personally this is a big deal because it has already enabled dramatic acceleration of my work. The feature set is currently mostly defined by my immediate needs but it is extensible and contributions are welcome.

I will spare a detailed explanation of how it works (follow the link for that) but the basic idea is that it parses Python, constructs a CFG, identifies which operators are needed, constructs a minimal specialized VLIW core, schedules microcode (fully statically to keep the core simple), and emits Verilog along with some extra outputs like Cocotb and reports. There are examples included that will give you a better feel of what it's like; there are even some exotic ones like UART rx/tx, which I would not call a sensible use of this tool but it's mostly there to outline its limits more clearly -- it's an HLS, not an RTL, so keep that in mind.

I have already benchmarked it side by side with Bambu, XLS, Dynamatic, and Vitis, and the results seem decent; I am going to post about this later if there's interest (still working on this).

Holoso is available under Apache-2 with explicit legal waivers for generated RTL.

Hopefully someone will find it useful as well!